Abstract--14 nm technology node bulk silicon FinFETs and SOI FinFETs and 14 nm SOI Ultra-Thin-Body and BOX nFETs were irradiated under bias using a 10 keV X-ray source. Irradiation resulted in significant changes in the threshold voltages of the SOI devices and large changes in the off-state current of the bulk FinFETs.
I. INTRODUCTION CMOS downscaling beyond 32 nm is proceeding to either
FinFET technology for high performance, or Ultra-ThinBody and BOX (UTBB) planar technology for low power applications. In this paper we present total ionizing dose (TID) radiation effects data for 14 nm UTBB and 14 nm bulk silicon FinFET and SOI FinFET technologies.
During the past decade channel length downscaling of partially-depleted (PD) CMOS/SOI has resulted in technology progressively less sensitive to TID effects. Commercial 32 nm PD CMOS/SOI nFET transistors are 300 times less TID sensitive than nFET transistors from earlier commercial 150 nm PD CMOS/SOI technology [1] [2] [3] . These trends are shown in Fig. 1 .
As shown in Fig. 1 , scaling from 32 nm to 14 nm results in an increase in TID sensitivity or a turnaround in the TID vulnerability trend. 14 nm bulk and SOI FinFETs and SOI UTBB FinFETs show this turnaround in the TID response. For example, the TID-induced increase in off-state current for 14 nm SOI FinFET technology is nearly the same as 90 nm PD CMOS/SOI.
In addition to reduced doping to manage short-channel effects, scaling to 14 nm high performance technologies requires a major change in architecture, from a planar two dimensional (2D) layout to a three dimensional (3D) FinFET Manuscript received July 13, 2015. This work was supported by the Defense Threat Reduction Agency through MIPR HDTRA1410817 and Grants N00173-13-1-G017 and N00173-14-1-G017.
H geometry. Before this change in geometry, and due to the partially-depleted aspect of technologies prior to the 14 nm node, channel doping was high and resulted in reduced TID sensitivity from radiation induced charge in isolation oxides. With lower channel doping required for scaled generations of UTBB and FinFETs, radiation-induced charge trapping in dielectric spacers, shallow trench isolation oxides and the buried oxides of SOI devices can have a significant impact on threshold voltage and off-state current [4] . 
II. TID RESULTS-SOI FINFETS
14 nm SOI FinFET technology was evaluated using nFETs consisting of 24 fins, each fin 50 nm high and 10 nm wide. The channel length of the FinFET was 20 nm. These nFETs were irradiated using a 10 keV X-ray source (ARACOR Model 4100) at a dose rate of 517 rad(SiO 2 /s) to a total dose of 1 Mrad(SiO 2 ). Three bias conditions were used; ON, OFF and pass gate (PG). As shown in Fig. 6 and Fig. 8 there is no significant change in threshold voltage (determined from the linear region) following irradiation for the two bias conditions, but large increases in off-state current as shown in Fig. 7 and Fig.  9 (saturation) . Fig. 10 is a summary of off-state current as a function of X-ray dose for the bulk silicon FinFETS. ON bias is the worst case for off-state current increase. Fig. 10 . 14 nm bulk FinFET off-state current increase following 10 keV Xray irradiation (517 rads(SiO2)/s) for ON and OFF bias during irradiation (saturation VD = +800 mV).
IV. DISCUSSION TID RESULTS-FINFETS
The TID responses of bulk silicon and SOI FinFETs are significantly different in terms of radiation-induced threshold voltage shift and radiation-induced off-state current increase. Bulk silicon FinFET radiation tolerance is reduced due to an increase in off-state current, and SOI FinFET radiation tolerance is reduced due to threshold voltage shifts.
For SOI FinFETs, OFF bias during irradiation results in the largest threshold voltage increase. For the bulk silicon FinFETs, ON bias during irradiation results in the largest increase in off-state current and this occurs when the device is operated in saturation.
V. TID RESULTS-SOI UTBB FETS
The use of fully depleted (FD) UTBB for scaling CMOS/SOI technology below 32 nm provides a number of major advancements over partially depleted (PD) CMOS/SOI: short-channel electrostatic control, reduced stage delay time, and reduced single event transients. As a planar technology, compared to 3D FinFET technology, UTBB also provides a way for backside threshold voltage control.
The UTBB nFETs were fabricated on SOI substrates with a top silicon thickness of 6 nm and a BOX thickness of 25 nm. These nFETs have a channel length of 22 nm and channel width of 1.2 microns. The nFETS were irradiated using the 10 keV X-ray source in ON, OFF and PG bias. The results are shown in Fig. 11, Fig. 12 and Fig. 13 with a summary shown in Fig. 14.   Fig. 11 . Current-voltage characteristics versus 10 keV X-ray dose (517 rad(SiO2)/s) for 14 nm SOI UTBB nFETs (VD = +50 mV). ON bias during irradiation. Fig. 12 . Current-voltage characteristics versus 10 keV X-ray dose (517 rad(SiO2)/s) for 14 nm SOI UTBB nFETs (VD = +50 mV). OFF bias during irradiation. Fig. 13 . Current-voltage characteristics versus 10 keV X-ray dose (517 rad(SiO2)/s) for 14 nm SOI UTBB nFETs (VD = +50 mV). PG bias during irradiation. The largest threshold voltage shifts for UTBB are observed for PG bias during irradiation. In this case a fringing field extends from the source and drain through the buried oxide to the channel. During irradiation this field results in holes, created in the buried oxide, being driven to the channel/box interface and being trapped there. This trapped charge is coupled to the top gate resulting in threshold voltage shifts.
The effect of charge coupling from the BOX to the top gate transistor for fully-depleted technology is calculated using the following equation [5] : dielectric constant of silicon channel (ε Si ) = 11.7
The above equation was used to produce a plot of front gate threshold voltage shifts vs. back gate voltage shifts for two different BOX thicknesses. Fig. 15 shows the results from this calculation for BOX thickness values of 25 nm and 145 nm and measured results from nFETs with these thickness values. For nFETs built on 145 nm BOX, the top gate shift was -140 mV and the back gate shift was -22 V, in good agreement with the calculated values shown in Fig. 15 . For nFETs built on 25 nm BOX the front gate shift was -150 mV (Fig. 14) and the back gate shift was -3 V, again in good agreement with the calculated values. This is strong evidence that the top gate threshold voltage shifts result from coupled radiation-induced positive trapped charge in the BOX.
VI. SUMMARY
TID vulnerability is found to increase when CMOS technology nodes scale below 32 nm. Depending on design, radiation induced threshold voltage shifts from -25 mV to -50 mV can be tolerated, and off-state current increases from 5 X to10 X of prerad values can be tolerated [6] . Using these values, the results of the present work can be used in a very preliminary sense to define the radiation tolerance of the14 nm technologies. For designs that can function with threshold voltage shifts of -50 mV, the radiation tolerance of bulk silicon FinFETs is 200 krad(SiO 2 ), while the SOI FinFETs have a radiation tolerance of 300 krad(SiO 2 ). The UTBB devices have a radiation tolerance of 50 krad(SiO 2 ).
